 |
37000 Feet | Browse and search NASA's Aviation Safety Reporting System |
|
Reporter with experience in flight control engineering and design reported a concern that trim runaway is possible in several aircraft types.
| Attributes | |
| ACN | 1700598 |
| Time | |
| Date | 201910 |
| Local Time Of Day | 0601-1200 |
| Place | |
| Locale Reference | ZZZ.Airport |
| State Reference | US |
| Aircraft 1 | |
| Make Model Name | EMB ERJ 170/175 ER/LR |
| Operating Under FAR Part | Part 121 |
| Flight Phase | Initial Climb |
| Route In Use | Direct |
| Flight Plan | IFR |
| Component | |
| Aircraft Component | Horizontal Stabilizer Trim |
| Person 1 | |
| Function | Observer |
| Events | |
| Anomaly | Aircraft Equipment Problem Less Severe Deviation - Procedural Published Material / Policy |
Narrative:
I recently was informed about a trim runaway situation involving an ERJ170/175 after take-off from atlanta. I worked briefly as a consultant to [company] and manager doing reviews of the ttp [time-triggered protocol] fly by wire flight control fpga [field-programmable gate array] and hardware. While there I observed that the trim control unit used a lattice fpga which normally does not offer single event upset resistance unless specifically placed in the fpga manually by the design engineer using one of the applicable techniques as outlined in the fpga white papers on seu [single-event upsets]. The ttp fpga which [a co-worker] was in charge of used these and I and other consultants who had access to this fpga code identified the seu issues with the ttp fpga; and people who followed me addressed some (or all) of the issues with the ttp asic [application-specific integrated circuit]. I did not have access to the trim control fpga code. This trim circuit is common to the A220; ERJ170; ERJ175; ERJ195; C929; and possibly the mrj-70 and mrj-100 airliners. While a low probability; it is still possible that seu toggling a bit in the lattice trim control fpga could result in a trim runaway situation on any of these airliners depending on if they all use identical trim control fpga code.
Original NASA ASRS Text
Title: Reporter with experience in flight control engineering and design reported a concern that trim runaway is possible in several aircraft types.
Narrative: I recently was informed about a trim runaway situation involving an ERJ170/175 after take-off from Atlanta. I worked briefly as a consultant to [Company] and manager doing reviews of the TTP [time-triggered protocol] Fly by Wire Flight Control FPGA [field-programmable gate array] and hardware. While there I observed that the Trim Control Unit used a Lattice FPGA which normally does not offer Single Event Upset Resistance unless specifically placed in the FPGA manually by the design engineer using one of the applicable techniques as outlined in the FPGA white papers on SEU [single-event upsets]. The TTP FPGA which [a co-worker] was in charge of used these and I and other consultants who had access to this FPGA code identified the SEU issues with the TTP FPGA; and people who followed me addressed some (or all) of the issues with the TTP ASIC [application-specific integrated circuit]. I did not have access to the Trim Control FPGA code. This trim circuit is common to the A220; ERJ170; ERJ175; ERJ195; C929; and possibly the MRJ-70 and MRJ-100 airliners. While a low probability; it is still possible that SEU toggling a bit in the Lattice Trim Control FPGA could result in a trim runaway situation on any of these airliners depending on if they all use identical trim control FPGA code.
Data retrieved from NASA's ASRS site and automatically converted to unabbreviated mixed upper/lowercase text. This report is for informational purposes with no guarantee of accuracy. See NASA's ASRS site for official report.